138 684
20 326
A leading recruitment firm is looking for a skilled Verification Engineer to join a cutting-edge team. Based in Kraków, Poland, this role involves defining and executing verification tests while enhancing automation and validation methodologies. Ideal candidates will have proven experience in successful tapeouts, strong expertise in UVM, and proficiency in hardware design languages like VHDL and SystemVerilog. This is a full-time position in the semiconductor engineering division with a mid-senior impact level.
#J-18808-Ljbffr